Assistant Professor, Department of Computer Engineering Pukyong University


The Transactions of the Korea Information Processing Society (1994 ~ 2000), Vol. 3, No. 5, pp. 1229-1239, Sep. 1996
10.3745/KIPSTE.1996.3.5.1229,   PDF Download:

Abstract

The increase of additional information broadcasting of TV demands a graphic overlay processor. This paper is about the design, implementation and testing of a graphic overlay processor called by KBPS decoder ASSP(Application Specific Standard Product) which is compliance with Korea Broadcast Programming System. KBPS decoder ASSP consists of embedded 8 bit microprocessor Z80, graphic overlay controller, KBPS schedule decoder, memory controller, priority interrupt controller, MIDI controller, infrared remocon receiver, asyncserial communication controller, timer, bus controller, universal parallel input-output port and serial-parallel interface. The 0.8 micron CMOS Sea of Gate is used to implement the ASSP in amount of about 31,500 gates, and it is running at 14.318MHz.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
C. G. Yun, "Assistant Professor, Department of Computer Engineering Pukyong University," The Transactions of the Korea Information Processing Society (1994 ~ 2000), vol. 3, no. 5, pp. 1229-1239, 1996. DOI: 10.3745/KIPSTE.1996.3.5.1229.

[ACM Style]
Cho Gyung Yun. 1996. Assistant Professor, Department of Computer Engineering Pukyong University. The Transactions of the Korea Information Processing Society (1994 ~ 2000), 3, 5, (1996), 1229-1239. DOI: 10.3745/KIPSTE.1996.3.5.1229.