Bae Snag Hyun, Lee Kang Hyeon

The Transactions of the Korea Information Processing Society (1994 ~ 2000), Vol. 4, No. 11, pp. 2914-2922, Nov. 1997
10.3745/KIPSTE.1997.4.11.2914,   PDF Download:

Abstract

For FA(factory automation) and ATE(automatic test equipment) in the industrial area, the standard bus needs to increase the system performance of multiprocessor environment. VME(versa module european package format) bus is appropriated to the standard bus but has features of small package and low board density. Beside, the density of board and semiconductor have grown to become significant issues that affect development time, project cost and field diagnostics. To fit this trend, in this paper, we composed Revision C.1(IEEE Std. P1014-1987) of the integrated environment for the main function such as arbitration, interrupt and interface between VMEbuis and several control modules. Also the designed VME system controller is implemented on FPGA that can be located even into Slot 1. The control and function modules are coded with VHDL mid-fixed description method and then those operations are verified by simulation. As a result of experiment, we confirmed the most important that is the operation of Bus timer about Bus error signal should occur within 56%u33B2, and both control and function modules havethe reciprocal operation correctly. Thus, the constructed VHDL library will be able to apply the system based VMEbus and ASIC design.

Statistics
Cite this article