Development of Continuous Capture Test Architecture in the Boundary Scan


The KIPS Transactions:PartA, Vol. 16, No. 2, pp. 79-88, Apr. 2009
10.3745/KIPSTA.2009.16.2.79,   PDF Download:

Abstract

In boundary scan architecture, test stimuli are shifted in one at a time and applied to the on-chip system logic. The test results are captured into the BSR and are examined by subsequent shifting. In this paper, we developed a continuous capture test architecture and test procedure using TPG based on boundary scan is used to performance test. In this architecture, test patterns of TPG are applied to CUT with system clock rate, and response of CUT is continuously captured by CBSR(Continuous Capture Boundary Scan Register) at the same rate and the captured results is shifted to TDO at the same rate. The suggested a continuous capture test architecture and test procedure is simulated by Altera Max Plus 10.0. The simulation results shows the accurate operation and effectiveness of the proposed test architecture and procedure.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
Y. S. Jhang and C. H. Lee, "Development of Continuous Capture Test Architecture in the Boundary Scan," The KIPS Transactions:PartA, vol. 16, no. 2, pp. 79-88, 2009. DOI: 10.3745/KIPSTA.2009.16.2.79.

[ACM Style]
Young Sig Jhang and Chang Hee Lee. 2009. Development of Continuous Capture Test Architecture in the Boundary Scan. The KIPS Transactions:PartA, 16, 2, (2009), 79-88. DOI: 10.3745/KIPSTA.2009.16.2.79.