Modeling and Performance Analysis of Queueing Mechanisms for Batcher Sorter-based ATM Switches
The Transactions of the Korea Information Processing Society (1994 ~ 2000), Vol. 5, No. 8, pp. 2117-2126, Aug. 1998
10.3745/KIPSTE.1998.5.8.2117, PDF Download:
Abstract
Statistics
Show / Hide Statistics
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
P. B. Seob and L. C. Su, "Modeling and Performance Analysis of Queueing Mechanisms for Batcher Sorter-based ATM Switches," The Transactions of the Korea Information Processing Society (1994 ~ 2000), vol. 5, no. 8, pp. 2117-2126, 1998. DOI: 10.3745/KIPSTE.1998.5.8.2117.
[ACM Style]
Park Byoung Seob and Lim Cheol Su. 1998. Modeling and Performance Analysis of Queueing Mechanisms for Batcher Sorter-based ATM Switches. The Transactions of the Korea Information Processing Society (1994 ~ 2000), 5, 8, (1998), 2117-2126. DOI: 10.3745/KIPSTE.1998.5.8.2117.