다중벡터감출처리(내적처리)에서 합병지연시간의 제거를 위한 설계

일 🕆 권 조 영

> 약 요

다중 베터감축처리는 베터의 내적처리([C] = [A]o, n[B])에서 발생하며, 두 개의 입력포트를 갖는 파이프라인유니트에서 처 리튀다. 각각의 스칼라 결과값은 다중 벡터감축처리(๑)에서 요소들의 합병지연시간을 가져야 생성된다. 본 연구에서는 다중 감축처리에서 요소 합병지연시간이 제거되고, 감축처리(o)로부터 스칼라 결과값들이 파이프라인(n) 입력시간과 거의 같게 생 성될 수 있는 즉, 내적처리만을 위한 전용 채인 파이프라인 유니트 설계기법을 제안한다.

On Design for Elimination of the Merging Delay Time in the Multiple Vector Reduction (Inner Product)

Young-Il Cho + Hyeok-Ryool Kweon + +

ABSTRACT

A multiple vector reductive processing occurs during the vector inner product operation ([C] = [A] o. [B]) and proceeds at the hardware dyadic pipeline unit. Every scalar result has to be generated with the component merging delay time in the multiple vector reduction(o). In this paper we propose a new design method by which the component merging time could be eliminated from the multiple reduction and the scalar results from the reduction(e) could be generated nearly in the almost same condensed time as the input components are feeded in the dyadic pipeline unit(n) or the output components are drained out of the dyadic pipeline unit(D), so called a dedicated chained pipeline unit for only a inner product operation.

1. Introduction

The concept of pipelining is to divide a task T into subtasks $(t_0, t_1, \dots, t_i, \dots, t_{n-1})$ and to assign them to a chain of processing stations and to let them execute the sub-tasks parallel and simultaneous. This principle could be commonly applied to the instruction-level, the data-level and the memory access-level [1, 2]. In the data-level pipeline the dedicated functional unit for a specified operation is divided into the sub-units and these units must be ordered according to the specified operation for the dedicated algorithm. In the past these subunits were connected in a reconfigurable way due to the necessity of each operation, but nowadays, they are as a unit dedicated a priori for the specified operations [3, 4].

The functional unit in which process the data could be divided into the segments and they have to be ordered as cascade of the order in which the algorithm of the operation processes. Assuming that the order of

^{*} This work was supported by the Grant for Academic Research of Hallym Uni. 1998.

[↑] 정 회 원 : 한럽대학교 교수 ↑↑ 준 회 원 : 한럽대학교 대학원 컴퓨터공학과 논문접수 : 1999년 11월 12일, 심사완료 : 2000년 12월 4일

segments is the hardware of the cascade-type, each segment has a common propagation delay time and does not need to be only some functional unit, but may be a latch for a delay time unit when needed and the segments could be treated not only as a physical hardware but as a timing unit for the propagation of a subunit.

What is characteristic here is that the same type data have to be processed in the same operations in the data-level pipeline. It means that the object of the operation is a data stream and that the processing must be executed without the blank during the whole segmented operation. A dedicated pipeline is composed of the functional hardware units from the beginning to the completion of the single operation and the functional hardware units are connected *a priori* in a fixed order. The propagation delay time of the segments has to be identically designed and the shorter the propagation delay time, the higher the performance of the pipeline [5–8]. The pipelined functional units composed of the stages could be sorted as the followings in terms of the operating methods of the vector data.

- Monadic pipeline: to operate on one vector unit as input and to result in one vector unit.
- Dyadic pipeline: to operate on two vector units as input and to result in one vector unit.
- Reductive pipeline: to operate on one vector unit as input and to result in a scalar.
- Chained pipeline: to operate on multiple vector unit as input and to result in multiple scalars (vector in inner product by a dyadic and a reductive pipeline).

In the monadic pipeline the number of the output components is the same as the number of the inputs and in the dyadic pipeline the number of the output is a half of the inputs, and the output components from the reductive pipeline is not vector but a scalar. In the Cray, the reductive operation is performed in the dyadic operation pipeline through the vector register external to the pipelined functional unit [8–12]. In the monadic – and the dyadic pipeline of the dedicated functional

units the draining time can be the same as the feed-up time, while the draining time in the reductive and the chained pipeline should be longer than the feed-up time.


Therefore, we propose here a design principle that can be applied only for the chained pipeline unit to perform a dedicated inner product operation, in which the results can be drained as near as possible to the time of the feed-up operation, because the output draining time must be the same as the input time in a ideal data-level pipeline [13, 14].

2. Reductive pipeline operation

It is characteristic that the reductive pipeline unit has the two input ports and one of them is for external input and the other for the feedback of interim result and that the operation generates a scalar result finally. In other words, it means that the operation executes dyadic on the stream input of one vector unit data and results in a scalar output. This operation could be represented as $s \leftarrow f/V$; here f means a dyadic function as addition, subtraction, multiplication, division that could operate on two input operands and V is a vector that is composed with more than one components. Besides those operations there can be some operations like **Search Maxima** and **Search Minima** and so on ··· [8]. To generate a scalar result from the vector input, it is inevitable to use vector merging operations. In the past such a vector merging operation was achieved through the high utilization of the PE's [11]. Here we have examined the possibility that such an operation could be performed in a dedicated pipeline specified only for the reductive operation. The reductive operation can be represented as $\mathbf{s} = \mathbf{a}_0 \odot \mathbf{a}_1 \odot \mathbf{a}_2 \odot \cdots \odot \mathbf{a}_i \odot \cdots \odot \mathbf{a}_{n-1}$. The s is the scalar result of the operation(o) and the ai the components of the vector. The structure of the processing cycle time of the reductive operation(o) can be analyzed as (Figure 1) and the followings.

1) Fill-up time(fu): fu = kr, n > kr.

The length of time until all of the segment(kr) will be filled up from the beginning. The pipeline has to



(Figure 1) Timing structure of the reductive processing

operate dyadically on the components of input vector unit and the neutral operand (For example, 0 in a = a + 0.1 in $a = a \cdot 1$).

2) Feed-back time(fb):

①
$$fb1 = n - 2 \cdot kr$$
, $n > 2 \cdot kr$ or $fb1 = n - 1 \cdot kr$, $n > 1 \cdot kr$.

The length of time until the last component(n-th) enters into the first segment(0) of the pipeline after the time of the fill-up operation.

②
$$fb2 = n - kr$$
.

The length of time until the a_i data of (n - kr) processes with the result data b_i from the kr segments and at last each segment (kr) is filled with operands (kr) in the reductive pipeline operation.

3) Merging time (*mt*):

The length of time until the operand that stays in each segment merges to a pair in the first segment and the last merging is completed in the first segment or the scalar result. It could be obtained as a constant determined by the number(kr-1) of the segments.

4) Draining time(dt):

The length of time until the last pair of the operands for the last operation processes from the first segment (0) to the last kr-th segment and results in a scalar.

Besides the above described timing structure transpiring within the pipeline operation, we need the following cycle time units.

- B_{ct}: Bus cycle time at which one data occupies on the parallel bus.
- Pct: Average propagation delay time at which the data are processed in every segments.

 Tp_: Pipeline processing time from the first input till the first output, Set-up time.

Although the cycle time Tp_i is the length at which the n components are processed in the monadic – or the dyadic pipeline by the case n >> kr, it has to mean the time that the last two operands should merge in the first segment in the reductive pipeline. It is characteristic that a reductive pipeline operates **dyadically** on one input vector unit and results in a scalar value. Therefore, one input of the two has to accept the external input and the other from the feedback of the interim output results. It is called as internal input operands. The reductive operation can be represented as $s = a_0 \circ a_1 \circ a_2 \circ \cdots \circ a_i \circ \cdots \circ a_{n-1}$.

If n > kr, the total processing cycle time (Tpr) should be composed of fu + fb2 + mt + kr; if $n \le kr$, fu + mt + kr without the feedback (fb2). After the feedback operation (fb2) the operands that stay in each segments have to become a pair of operands in the first segment. The time, in which the last pair is set up in the first segment, is called the merging time (mt). It is a kind of a prioridelay time in the reductive pipeline operation and is constant numbers caused by the number (kr) of the segments as the followings.

The merging time (mt) can be derived as followings, related with the number of the segment (kr). The value of the dd is the difference between the merging time (mt) of each reductive pipeline (kr). The number (kr) of pipeline segments can be represented as $2^x + i$, $0 \le i < 2^x$. If i = 0, the merging time (mt') underlined mt could be calculated as the following (1). If i > 0, the distance of the merging time $(dd = (x + 2) \cdot i)$ has to be added to (1). Therefore, in case of $n \ge kr$, the merging delay time is as the following (2).

$$mt' = x \cdot 2^{x} \tag{1}$$

$$mt = x \cdot (2^{x} + i) + 2 \cdot i$$

= x \cdot kr + 2 \cdot i (2)

Here the difference between the conditions (n > kr) and $(n \le kr)$ that results from the dyadic operations is whether the feedback time (fb2) is in the reductive operation as the followings (3), (4) or not.

$$n > kr,$$

$$\operatorname{Tpr} = fu + fb2 + mt$$

$$= (kr + n - kr) + x \cdot kr + 2 \cdot i$$

$$= n + mt$$

$$n \le kr,$$

$$\operatorname{Tpr} = fu + mt$$


$$= kr + mt$$

$$(4)$$

We consider here the condition of (n > kr) rather than $(n \le kr)$. The reductive pipeline operates on two operands; In other words, dyadic operation. As described above in (Figure 1), it needs the external operands of the number of kr and the neutral operand (0 or 1) by the control signal m0 in the fill-up time (fu) for the operands (kr). It could be called a neutral operation performed during the fill-up time (fu). The rest operands (n-kr) in the vector components have to be processed dyadically with the feedback of the interim result operands from the neutral operations until the last operand (n-th) is feeded in the first segment (0) of the pipeline. Here it needs the control signal m1 and m3 in the feedback time (fb2) for the processing $(n - k \cdot kr)$ $k = \{i \mid i = integer\}\}$. It could be called the feedback operation. Next, it needs the time to merge the operands stay- ing in each segment (kr). It could be operated on the operands that are distributed for the dyadic operation by the control signal m1,m2. This time is called the merging time (mt) and defined as a constant determined a priori from the number of pipeline segments (kr). The operation repeats until the last merging proceeds in the first segment. Therefore, it needs the processing cycle time (n > kr, Tpr) to operate on the components (n) of a vector unit reductive.

Chained operation for vector processing

The chained operation for vector processing is composed of both the dyadic vector operation and the above described reductive operation as (Figure 2). It is considered that there are 4 kinds of the dedicated functional unit for the operation of the inner product [8, 9].



(Figure 2) Chained operation structure

It needs at first two vector units(respectively 2-dimensions) as source operands for the inner product $(C[m, n] = A[m, \iota] \circ \square B[\iota, n])$ and the length ι of the row components of vector [A] and that of the column components of vector [B] are processed in the dyadic pipeline(\square). Here the ι is the vector length equivalent to n in the above (3),(4).

The result components of the dyadic operation will have the length ι and conquently are resulted in a scalar from the reductive pipeline(o). In the inner product the results $(s_0, s_1, \dots, s_i, \dots s_{m-n-1}, s_i = c_0 \circ c_1 \circ, \dots, \circ c_i \circ, \dots, \circ c_{i-1})$ of the dyadic operation (a) have to be grouped with each separate other ι components and feeded in the reductive pipeline (o) and resulted in the number of $m \cdot n$ scalars. For this reason the result of an inner product is C[m, n].

The dyadic operation(\square) for the $(c_{ik} = (a_i \square b_k)_i, i = 0, 1,$ 2, \cdots , m-1. j = 0, 1, 2, \cdots , t-1. k = 0, 1, 2, \cdots , n-1) have to perform the operation(a) 1 · m · n times, and the reductive operation(o) for the $(s_i = (c_{ik})_0 \circ (c_{ik})_1 \circ (c_{ik})_2 \circ \cdots \circ (c_{ik})_i \circ \cdots$ $o(c_{ik})_{i-1}$, $i = 0, 1, 2, \dots, i, \dots, t-1$. t > k) of the s_i has to be executed with the input(i m n) at m m times and results in the scalar of the m n. The processing cycle time from the vector $((c_{ik})_{0} \circ (c_{ik})_{1} \circ \cdots \circ (c_{ik})_{i} \circ \cdots \circ (c_{ik})_{l-1})$ to a scalar component(s_i) of the result matrice C[m, n] is the $t \cdot m \cdot n$. In case of t > kr, the reductive pipeline cycle time (Tpr) is fu + fb2 + mt. Therefore, the total processing cycle time for the matrice C[m, n] will be $(Tpr \cdot m \cdot n + kr) \cdot P_{ct}$. The average propagation delay time Pct of the segments should be as double as the bus cycle time Bct, because the operands have to be distributed through the demultiplexing of the dyadic pipeline unit ($P_{ct} = 2 \cdot B_{ct}$).

Chained operation with sequential reductive processing

To chain the two operations, the dyadic pipeline (n) has to be connected with the reductive pipeline (o) and the results of the dyadic operation (n) have to become the input for the reductive operation (o). Until now such reductive operation that results in a scalar value from the vector has to be performed in the normal dyadic pipeline unit [11].

As mentioned above, the total processing cycle time of the chained operation could be Tpc =Tpd+Tpr. But it is only the case when the results of the dyadic pipeline can feed directly the reductive pipeline as input. Because of the merging delay in the reductive pipeline the result vector unit (i + 1) could be mixed with the components of the vector unit (i) in the reductive operations. Such a phase is called an operand conflict. To avoid such an operand conflict a dummy segment buffer in which the components of the vector unit (i+1) can stay for waiting during the time (kr) until the vector unit (i) merges completely, is designed between the dyadic (a) and the reductive pipeline (o) as the following (Figure 3) [8, 9] or during the reductive operation (o) of the vector unit (i) the intermediate results of the next vector unit (i+1) must be stored in the vector registers or in the memory (be a local memory). Such a method could bring about a bottleneck.

The merging time of the reductive pipeline (\circ) is a constant value derived from the number (kr) of the reductive pipeline segments. In the consequence of that, each scalar result components of the C [m, n] have to be generated with the time distance equivalent to the merging delay time (mt). Therefore, the reductive operation (Tpr) for the inner product (C[m, n] = A[m, t]

o.n $B[\iota, n]$) should proceed $m \cdot n$ times Tpr for the scalar component of the vector C[m, n] as in the following (5) totally.

$$St[m,n] = Tpd + FIFO_{time} + Tpr$$


$$= kd + FIFO_{time} + (t + mt) \cdot m \cdot n + kr \quad (5)$$

In the reductive processing time($\operatorname{Tpr} = (\iota + mt) \cdot \operatorname{mrn} + kr$) (5) the term $(\iota + mt) \cdot \operatorname{mrn}$ could be analyzed as the term that is the results $(\iota \cdot \operatorname{mrn})$ from the dyadic pipeline (n) and also, the input operands for the reductive pipeline (o), and as the term that is the total merging delay time $(mt \cdot \operatorname{mrn})$ for the final results (mrn) which elapses mrn times sequentially, as if done in the non-pipelined functional units.

3.2 Chained operation with parallel reductive processing

As described above, to escape the operand conflict or the bottleneck, the scalar results could be generated with the distance of the merging time (*mt*) in the sequential processing pipeline. Such an useless merging time (*mt*) is proportional to the number (m·n) of the component of the vector C[m, n]. The reductive operation could eliminate the useless merging time (*mt*) by the parallel design of the reductive pipeline units (o) in an interleaved fashion without the buffer memory or the waiting state in memory between the dyadic pipeline and the reductive pipeline as in the following (Figure 4.)

We propose here a design method that can eliminate the merging time (mt). It is the method that the reductive pipeline units (\circ) have to be parallel designed for the elimination of the merging time (mt). Here the number $(\operatorname{rp} \cdot \operatorname{n})$ of the reductive pipeline units (\circ) should be *a priori* the same number as the merging time $(\operatorname{rp} \cdot \operatorname{n})$



(Figure 3) Sequential chained reductive pipeline with memory operation

= mt), because the length (t) m·n times should be distributed to the reductive pipelines during the merging delay time (mt) by the modulation.

The term $mt \cdot m \cdot n$ in (5) that means the sequential processing cycle time has to be expressed as the parallel processing of the reductive operation as in the (Figure 4). In other words, the term mt is the same as the pipeline segments and the $m \cdot n$ as the input vector, as the (k + n) clock cycle time should be needed to complete n tasks using a k- segments pipeline [14]. Therefore, the parallel reductive processing cycle time (Pt[m, n]) for the $m \cdot n$ scalar components of the vector C[m,n] is the sum of mt and $m \cdot n$ and the final draining time (dt = kr) as the following (6).

$$Pt[m, n] = Tpd + Ppr$$

$$= kd + \iota \cdot m \cdot n + (mt + m \cdot n) + kr$$
 (6)

In the parallel chained pipeline the number of the reductive pipeline units is equal to the merging delay time of one reductive pipeline and thus, the length (ι) of one vector unit (i) could be distributed to each parallel reductive pipeline units. It is not necessary to wait for the merging delay time only in one reductive pipeline. In the (Figure 4) the module distributer should control the pipeline selecting demultiplexer that takes the result vector ($\iota \cdot m \cdot n$) of the dyadic pipeline (\square) as inputs to distribute the length unit (ι) in turn to each reductive pipeline unit.


Control mechanic for distribution

The pipeline selecting demultiplexer that supplies the parallel reductive pipeline units with the vector of the ι units has to be controlled by the module distributer as in the (Figure 4). The module distributer as a control unit for the pipeline selecting demultiplexer is composed of a decoder and a decoding address counter (D/A-ctr) and a modul counter with parallel input ι . The D/A-ctr takes the pulse 1 for the up-counting modulo ($\lceil log_2 \operatorname{rp} \cdot n \rceil$) whenever the modulo counter becomes $(\operatorname{ctr} \mid \iota) = \iota$ and it should count up $\operatorname{m} \cdot n$ times ι . Then the vector components ($\iota \cdot \operatorname{m} \cdot n$) from the dyadic operation could be supplied to each reductive pipeline in turn with length of ι at $\operatorname{m} \cdot n$ times.

4. Performance evaluation

In the chained operation for an inner product the number of the input components for the dyadic operation (a) is $2 \cdot \iota \cdot m \cdot n$ with the processing cycle time $2 \cdot \iota \cdot m \cdot n$. B_{ct} to—tally and the number of components $\iota \cdot m \cdot n$ results from that operation (a) with the speed P_{ct} , and then the components $m \cdot n$ as the output of the reductive processing (o) with the speed $\iota \cdot P_{ct}$.

As mentioned in the [9], the hardware for the inner product is implemented with the pipelined network. But here the implementing method is that the dyadic unit (a) and the reductive unit (b) are composed of the pipeline segments. If the reductive pipeline operation



(Figure 4) Inner product pipeline with parallel chained reductive operation

follows the dyadic operation directly, it is problematic when not one vector unit but the multiple vector units are processed with *t*-length unit in the reductive unit (o). In other words, an *operand conflicts* could occur between the reductive operations of the multiple vector units. Therefore, it is necessary for the memory operation (or FIFO_{time}) to be inserted between the dyadic – and reductive operations. The sequential inner product operation has to be executed by dyadic functional unit (o), memory operation and reductive functional unit(o) in turn [8].


In the sequential reductive pipeline for the inner product by [8] the output components $(\iota \cdot m \cdot n)$ of the dyadic pipeline (0) have to be feeded into the reductive pipeline (0) through the queue buffer operation by every reductive processing cycle time $(\iota + mt)$ in the (5). As a consequence, it means that the every output of $m \cdot n$ from the reductive operation (0) has to be generated with the time distance $(\iota + mt)$.

In the parallel reductive operation (6) for the multiple vector the components of $\boldsymbol{\iota} \cdot \mathbf{m} \cdot \mathbf{n}$ from the dyadic pipeline (n) can be directly feeded into each different reductive pipeline units(o) during merging of the former vector without any delay time (\boldsymbol{mt}) and without any queue buffer operation time except an initial merging time (\boldsymbol{mt}), because the input components $\boldsymbol{\iota} \cdot \mathbf{m} \cdot \mathbf{n}$ should be feeded with careful control into the different reductive pipeline units(o) with the number of every $\boldsymbol{\iota}$ com-

ponents by the control of the module distributer as in the (Figure 4).

Therefore, the scalar results generated from the each reductive pipelines could become a stream with the components m·n from the parallel reductive(o) and then the time distance between the components is 1 Pct in (6). If we compare the result output time from the sequential with that from parallel reductive operations, we could take the time distance between each output components as the following (Figure 5). As we can see in the (Figure 5-a), the processing of the vector length I has to be executed m·n times by one reductive pipeline unit sequentially. But in the (Figure 5-b). because of the parallel reductive pipelines a merging delay operation (i) could be executed during the next feeding time (i + 1). Therefore, only the last merging time (mt_{m:n-1}) has to be added physically to the total feeding time $(\boldsymbol{\iota}_0 + \boldsymbol{\iota}_1 + \boldsymbol{\iota}_2 + \cdots + \boldsymbol{\iota}_i + \cdots + \boldsymbol{\iota}_{m \cdot n-1}).$

As a result, the t of the $t \cdot m \cdot n$ in (5),(6) merely means the length unit that should be feeded into the other reductive pipelines, and the $(t \cdot mt)$ in (5) means the processing cycle time at which it could take the length (t) of vector to be executed. As mentioned above, the comparison of $mt \cdot m \cdot n$ in (5) with $mt \cdot m \cdot n$ in (6) is like that of the non-pipelined processor to the pipelined processor [12]. Therefore, we can see that the total time of the (5) is much longer than that of the (6) as in the following dif-ference(7).



(Figure 5) output time of the sequential and the parallel reduction

$$Diff.(St[m, n] - Pt[m, n]) = FIFO_{time} + mt \cdot (m \cdot n - 1) - m \cdot n$$
(7)

Hence, the FIFO_{time} is simultaneous time in the total processing, so we can derive a pipeline unit time per output($m \cdot n$) from the sequential reductive and parallel operation time except the hardware unit times kd, FIFO_{time}, kr because of the intrinsic constant from the (5), as the followings (8), (9).

$$T_{sp} = (\iota \cdot \mathbf{m} \cdot \mathbf{n} + mt \cdot \mathbf{m} \cdot \mathbf{n}) / \mathbf{m} \cdot \mathbf{n}$$
$$= \iota + mt$$
 (8)

$$T_{pp} = (\iota \cdot \mathbf{m} \cdot \mathbf{n} + mt + \mathbf{m} \cdot \mathbf{n}) / \mathbf{m} \cdot \mathbf{n}$$
$$= \iota + (mt / \mathbf{m} \cdot \mathbf{n}) + 1$$
(9)

We can see from the two equations (8), (9) that each of output components (m, n) have the time (t + mt) and $t + (mt/m \cdot n)$, and from the equation (9) that the parallel processing time approaches to t, if m >> 0, n >> 0. Therefore, we can define the ratio T_{sp}/T_{pp} , as a speedup (Sp) factor of a parallel reductive processing using rp·n processing hardware [13]. This is the ratio of the sequential processing time to the parallel processing time per vector unit t.

$$Sp = \frac{T_{sp}}{T_{pp}} = \frac{\iota + mt}{\iota + (mt/m \cdot n) + 1} = \frac{\iota + mt}{\iota}$$
(10)

From the equation (10), we consider the case of t > mt, $t \le mt$. If t > mt, $1 \le Sp \le 2$, and If $t \le mt$, in other words, if t << mt, $2 \le Sp < mt$. Therefore, we can see that the longer the length (t) relative to the merging time (mt), the less the speedup (Sp), and the shorter, the better.

Moreover, we must consider that the memory operation time should be added to the (8). As regards the total components, the sequential processing has the time mt ($m \cdot n - 1$) longer than the parallel processing as we can see at the Figure 5. In the above (10), if m >> 0, n >> 0, the term $mt/m \cdot n \cong 0$. Therefore, we could discard the term $(mt/m \cdot n + 1)$. The efficiency (Ep) of the parallel reductive operation could be defined as the ratio $(Ep = Sp/rp \cdot n \le 1)$ between the speedup factor (Sp) and the number of units $(mt = rp \cdot n)$ as the following (11) and is a measure of the cost effectiveness

of computations.

$$Ep = \frac{\iota + mt}{\iota \cdot mt} \tag{11}$$

As we can see in the (Figure 5), it needs not to be considered as the operation time, because the merging delay times ($mt_{m\cdot n-1}$) of each reductive pipeline can be brought about simultaneously during the reductive operations except for the last ($t_{m\cdot n-1}$).

We can derive a ratio from the number of the results $(m \cdot n)$ of the parallel reductive pipeline to their processing cycle time $(\iota \cdot m \cdot n + mt)$ and how many times the results (Rpp) can be processed in the parallel reductive pipeline during the time at which the results $(m \cdot n)$ can be processed in the time $(\iota \cdot m \cdot n + mt \cdot m \cdot n)$ in the sequential reductive pipeline.

$$Rpp = \frac{\mathbf{m} \cdot \mathbf{n}}{\mathbf{t} \cdot \mathbf{m} \cdot \mathbf{n} + mt} + (\mathbf{t} \cdot \mathbf{m} \cdot \mathbf{n} + mt \cdot \mathbf{m} \cdot \mathbf{n})$$

$$= \frac{\mathbf{m}^2 \cdot \mathbf{n}^2 \cdot (\mathbf{t} + mt)}{\mathbf{t} \cdot \mathbf{m} \cdot \mathbf{n} + mt}$$
(12)

As in the (12), the parallel revolutive pipeline could do the results. Here we can define as output the density of the parallel reductive pipeline operation, the ratio of the parallel reductive operation to the sequential reductive as the ($P_{dens.} = Rpp/m \cdot n$) in the same time as the sequential reductive operation as the (13).

$$P_{\text{dens.}} = \frac{m \cdot n \cdot (\iota + mt)}{\iota \cdot m \cdot n + mt}$$
 (13)

Conclusion

It is characteristic that the speed of output draining after a certain propagation time should be the same as that of input feeding in a data-level pipeline for a vector processing. But in the chained operation, for example, inner product, it could not be so in the sequential reductive pipeline as mentioned above. Therefore, we propose here the parallel reductive pipeline should be designed.

In the consequence of the (13), if the results $(m \cdot n)$ would be used as the elements of an image processing

we could expect that the parallel reductive pipeline could generate the better density or resolution than the sequential reductive pipeline in the same time.

References

- D. C. McCrackin, "Eliminating Interlocks in Deeply Pipelined Processors by Delay Enforced Multistreaming," IEEE Trans.on Comput., Vol.40. No,10. Oct. 1991.
- [2] H. S. Stone, High-Performance Computer Architecture, 2nd ed., Addison-Wesley Publishing Company, 1990, pp.122-137.
- [3] R. Gupta, A. Zorat and I. V. Ramakrishnan, "Reconfigurable Multipipelines for vector Super computers," IEEE Trans.on Comput., Vol.38, No.9. Sept. 1989.
- [4] K. Hwang and F. A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill. 1984. pp. 151-154.
- [5] J. R. Jump and S. R. Ahuja, "Effective Pipelining of Digital Systems," IEEE Trans. on Comput., Vol. c-27, No.9, Sept. 1978.
- [6] S. R. Kunkel and J. Smith, "Optimal Pipelining in Supercomputers," The 13th Annual Int.Symp. on Comp. Arch. Conf. Proc. ACM, 1986.
- [7] P. M. Kogge, *The architecture of pipeline computer*, McGraw-Hill, 1981, pp.134-173.
- [8] L. M. Ni and K. Hwang, "Vector-Reduction Techniques for Arithmetic-pipelines, "IEEE Trans. on Comput., Vol.c-34, No.5, May, 1985.
- [9] D. J. Kuck, The Structure of Computers and Computations, Vol.1, New York: Wiley, 1978. pp.257-258.
- [10] E. E. Swartzlander, B. K. Gilbert, I. S. Reed, "Inner

- Product Computers," IEEE Trans. on Comput., Vol. c-27, No.1, Jan. 1978.
- [11] J. R. Vanaken and G. I. Zick, "The Expression Processor: A Pipelined, Multiple-Processor Architecture," IEEE Trans. on Comput., Vol.c-30, No.8, Aug. 1981.
- [12] R. M. Russel, "The Cray-I Computer System," Cray Research, Inc., Tutorial Advanced Computer Architecture, IEEE Computer Society, Order No.667, 1986, pp.15-24.
- [13] C. V. Ramamoorthy & H. F. Li, "Pipeline Architecture, "Tutorial Computer Architecture, Comp. Soc. Or. Nr. 704, THE COMPUTER SOCIETY OF THE IEEE, 1987, pp.38-79.
- [14] D. I. Moldovan, *Modern Parallel Processing*, University of Southern California, 1986.
- [15] M. M. Mano, Computer System Architecture, 3rd. Prentice International Ed. 1993, pp.305.



조 영 일

e-mail: yicho@sun.hallym.ac.kr 1971년 고려대학교 졸업(학사) 1980년 (서독) Berlin 공대 컴퓨터 공학부 졸업(석사) 1982년 (주)금성사 중앙연구소

1996년~건국대학교 대학원(박사) 관심분야: 컴퓨터 구조설계, 병렬처리 설계



권 혁 률

1985년~현재 한림대학교 교수

e-mail:kweonhr@korea.com 1998년 강원대학교 졸업(학사) 1999년~현재 한림대학교 컴퓨터 공학과 대학원 관심분야:컴퓨터 구조설계,병렬

처리 설계