A High Speed Path Delay Fault Simulator for VLSI


The Transactions of the Korea Information Processing Society (1994 ~ 2000), Vol. 4, No. 1, pp. 298-310, Jan. 1997
10.3745/KIPSTE.1997.4.1.298,   PDF Download:

Abstract

Most of the available path delay fault simulators for scan environments rely on the use of enhanced scan flip-flops and exclusively consider circuits composed of only discrete gates. In this research, a new path delay fault simulation algorithm using new logic values is devised to enlarge the scope to the VLSI circuits which consist of CMOS elements. Based on the proposed algorithm, a high speed path delay fault simulator for standard scan environments is developed. The experimental results show that the new simulator is efficient and accurate.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
Y. Y. Tae, K. Y. Seok, K. S. Ho, "A High Speed Path Delay Fault Simulator for VLSI," The Transactions of the Korea Information Processing Society (1994 ~ 2000), vol. 4, no. 1, pp. 298-310, 1997. DOI: 10.3745/KIPSTE.1997.4.1.298.

[ACM Style]
Yim Yong Tae, Kang Yong Seok, and Kang Sung Ho. 1997. A High Speed Path Delay Fault Simulator for VLSI. The Transactions of the Korea Information Processing Society (1994 ~ 2000), 4, 1, (1997), 298-310. DOI: 10.3745/KIPSTE.1997.4.1.298.