Parallel Processing and Virtual Reality : Efficient Parallel Logic Simulation on SIMD Computers


The Transactions of the Korea Information Processing Society (1994 ~ 2000), Vol. 3, No. 2, pp. 315-326, Mar. 1996
10.3745/KIPSTE.1996.3.2.315,   PDF Download:

Abstract

As the complexity of VLSI circuits has increased, a lot of simulation time for verifying their correctness has been required. This paper presents efficient parallel logic simulation protocols, data structures, algorithms to implement fast logic simulation on SIMD parallel processing computers. The performance results of the presented schemes on CM-2 are given and analyzed.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
C. Y. Mo, "Parallel Processing and Virtual Reality : Efficient Parallel Logic Simulation on SIMD Computers," The Transactions of the Korea Information Processing Society (1994 ~ 2000), vol. 3, no. 2, pp. 315-326, 1996. DOI: 10.3745/KIPSTE.1996.3.2.315.

[ACM Style]
Chung Yun Mo. 1996. Parallel Processing and Virtual Reality : Efficient Parallel Logic Simulation on SIMD Computers. The Transactions of the Korea Information Processing Society (1994 ~ 2000), 3, 2, (1996), 315-326. DOI: 10.3745/KIPSTE.1996.3.2.315.