Circuit Design of Parallel Power Operation Equipment for Peak Power Reduction
KIPS Transactions on Computer and Communication Systems, Vol. 3, No. 9, pp. 273-278, Sep. 2014
10.3745/KTCCS.2014.3.9.273, PDF Download:
Abstract
Statistics
Show / Hide Statistics
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
J. S. Yang, D. H. Kim, M. D. Kim, "Circuit Design of Parallel Power Operation Equipment for Peak Power Reduction," KIPS Transactions on Computer and Communication Systems, vol. 3, no. 9, pp. 273-278, 2014. DOI: 10.3745/KTCCS.2014.3.9.273.
[ACM Style]
Jae Soo Yang, Dong Han Kim, and Man Do Kim. 2014. Circuit Design of Parallel Power Operation Equipment for Peak Power Reduction. KIPS Transactions on Computer and Communication Systems, 3, 9, (2014), 273-278. DOI: 10.3745/KTCCS.2014.3.9.273.