A Detachable Full-HD Multi-Format Video Decoder: MPEG-2/MPEG-4/H.264, And VC-1


The KIPS Transactions:PartA, Vol. 15, No. 1, pp. 61-68, Feb. 2008
10.3745/KIPSTA.2008.15.1.61,   PDF Download:

Abstract

In this paper, we propose the VLSI design of Multi-Format Video Decoder (MFD) to support video codec standards such as MPEG-2, MPEG-4, H.264 and VC-1. The target of the proposed MFD is the Full HD (High Definition) video processing needed for the high-end D-TV SoC (System-on-Chip). The size of the design is reduced by sharing the common large-size resources such as the RISC processor and the on-chip memory among the different codecs. In addition, a detachable architecture is introduced in order to easily add or remove the codecs. The detachable architecture preserves the stability of the previously designed and verified codecs. The size of the design is about 2.4 M gates and the operating clock frequency is 225MHz in the Samsung 65nm process. The proposed MFD supports more than Full-HD (1080p@30fps) video decoding, and the largest number of video codec standards known so far.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
J. W. Bae and J. S. Cho, "A Detachable Full-HD Multi-Format Video Decoder: MPEG-2/MPEG-4/H.264, And VC-1," The KIPS Transactions:PartA, vol. 15, no. 1, pp. 61-68, 2008. DOI: 10.3745/KIPSTA.2008.15.1.61.

[ACM Style]
Jong Woo Bae and Jin Soo Cho. 2008. A Detachable Full-HD Multi-Format Video Decoder: MPEG-2/MPEG-4/H.264, And VC-1. The KIPS Transactions:PartA, 15, 1, (2008), 61-68. DOI: 10.3745/KIPSTA.2008.15.1.61.