Computer Graphics & The Design of 10-bit 200MS/s CMOS Parallel Pipeline A/D Converter
The KIPS Transactions:PartA, Vol. 11, No. 2, pp. 195-202, Apr. 2004
10.3745/KIPSTA.2004.11.2.195, PDF Download:
Abstract
Statistics
Show / Hide Statistics
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
J. G. Min, "Computer Graphics & The Design of 10-bit 200MS/s CMOS Parallel Pipeline A/D Converter," The KIPS Transactions:PartA, vol. 11, no. 2, pp. 195-202, 2004. DOI: 10.3745/KIPSTA.2004.11.2.195.
[ACM Style]
Jeong Gang Min. 2004. Computer Graphics & The Design of 10-bit 200MS/s CMOS Parallel Pipeline A/D Converter. The KIPS Transactions:PartA, 11, 2, (2004), 195-202. DOI: 10.3745/KIPSTA.2004.11.2.195.