A Hardware Allocation and Binding Algorithm for ASIC Design
The Transactions of the Korea Information Processing Society (1994 ~ 2000), Vol. 7, No. 4, pp. 1255-1262, Apr. 2000
10.3745/KIPSTE.2000.7.4.1255, PDF Download:
Abstract
Statistics
Show / Hide Statistics
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
J. Y. Cho, C. H. Lin, H. S. Kim, "A Hardware Allocation and Binding Algorithm for ASIC Design," The Transactions of the Korea Information Processing Society (1994 ~ 2000), vol. 7, no. 4, pp. 1255-1262, 2000. DOI: 10.3745/KIPSTE.2000.7.4.1255.
[ACM Style]
Ji Young Cho, Chi Ho Lin, and Hi Seok Kim. 2000. A Hardware Allocation and Binding Algorithm for ASIC Design. The Transactions of the Korea Information Processing Society (1994 ~ 2000), 7, 4, (2000), 1255-1262. DOI: 10.3745/KIPSTE.2000.7.4.1255.