Performance Analysis of Packet Switched Interconnection Networks with Output Buffer Modules


The Transactions of the Korea Information Processing Society (1994 ~ 2000), Vol. 6, No. 4, pp. 1045-1057, Apr. 1999
10.3745/KIPSTE.1999.6.4.1045,   PDF Download:

Abstract

Packet-switched multistage interconnection networks(MINs) have been widely used for digital switching systems and super computers. In this paper we show that multiple packets in a switching element can move to the succeeding switching element in one network cycle by fully utilizing the cycle bandwidth. Only one packet movement was usually assumed in typical MINs. We present an analytical model for the MINs with the multiple packet movement scheme, and validate it by computer simulation. Comparisons with the traditional MINs of single packet movement reveal that the throughput is increased up to about 30% for practical size MINs. Similar result was also obtained for delays. The performance increase is more significant when the network traffic is nonuniform.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
C. H. Seung and P. G. Leen, "Performance Analysis of Packet Switched Interconnection Networks with Output Buffer Modules," The Transactions of the Korea Information Processing Society (1994 ~ 2000), vol. 6, no. 4, pp. 1045-1057, 1999. DOI: 10.3745/KIPSTE.1999.6.4.1045.

[ACM Style]
Choo Hyun Seung and Park Gyung Leen. 1999. Performance Analysis of Packet Switched Interconnection Networks with Output Buffer Modules. The Transactions of the Korea Information Processing Society (1994 ~ 2000), 6, 4, (1999), 1045-1057. DOI: 10.3745/KIPSTE.1999.6.4.1045.