Computer Graphics & A Circuit Extractor Using Directional Edges for Design Verification of Integrated Circuit
The Transactions of the Korea Information Processing Society (1994 ~ 2000), Vol. 5, No. 12, pp. 3244-3256, Dec. 1998
10.3745/KIPSTE.1998.5.12.3244, PDF Download:
Abstract
Statistics
Show / Hide Statistics
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
S. Y. Chan, P. S. Hong, Y. S. Dae, "Computer Graphics & A Circuit Extractor Using Directional Edges for Design Verification of Integrated Circuit," The Transactions of the Korea Information Processing Society (1994 ~ 2000), vol. 5, no. 12, pp. 3244-3256, 1998. DOI: 10.3745/KIPSTE.1998.5.12.3244.
[ACM Style]
Son Yeong Chan, Park Seog Hong, and Yu Sang Dae. 1998. Computer Graphics & A Circuit Extractor Using Directional Edges for Design Verification of Integrated Circuit. The Transactions of the Korea Information Processing Society (1994 ~ 2000), 5, 12, (1998), 3244-3256. DOI: 10.3745/KIPSTE.1998.5.12.3244.