Yong Bum Jung , Jong Myon Kim

The KIPS Transactions:PartA, Vol. 18, No. 3, pp. 99-108, Jun. 2011
10.3745/KIPSTA.2011.18.3.99,   PDF Download:

Abstract

Processor technology is currently continued to parallel processing techniques, not by only increasing clock frequency of a single processor due to the high technology cost and power consumption. In this paper, a SIMD (Single Instruction Multiple Data) based parallel processor is introduced that efficiently processes massive data inherent in multimedia. In addition, this paper proposes pixel subword parallel processing instructions for the SIMD parallel processor architecture that efficiently operate on the image and video pixels. The proposed pixel subword parallel processing instructions store and process four 8-bit pixels on the partitioned four 12-bit registers in a 48-bit datapath architecture. This solves the overflow problem inherent in existing multimedia extensions and reduces the use of many packing/unpacking instructions. Experimental results using the same SIMD-based parallel processor architecture indicate that the proposed pixel subword parallel processing instructions achieve a speedup of 2.3x over the baseline SIMD array performance. This is in contrast to MMX-type instructions (a representative Intel multimedia extension), which achieve a speedup of only 1.4x over the same baseline SIMD array performance. In addition, the proposed instructions achieve 2.5x better energy efficiency than the baseline program, while MMX-type instructions achieve only 1.8x better energy efficiency than the baseline program.

Statistics
Cite this article