Implementation and Performance Analysis of Efficient Packet Processing Method For DPI (Deep Packet Inspection) System using Dual-Processors


The KIPS Transactions:PartC, Vol. 16, No. 4, pp. 417-422, Aug. 2009
10.3745/KIPSTC.2009.16.4.417,   PDF Download:

Abstract

Implementation of DPI(Deep Packet Inspection) system on a general purpose multiprocessor platform is an attractive option from the implementation cost point of view, since it does not require high-cost customized hardware. Load balancing has been considered as a primary means to achieve high performance in multi processor systems. We claim, however, that in case of DPI system design simply balancing the load of each processor does not necessarily yield the highest system performance. Instead, we propose a method in which tasks are allocated to processors based on their functions. We implemented the proposed method in dual processor Linux system and compare its performance with the existing load balancing methods. Under the proposed method, one processor is dedicated to deal with interrupt handling and generic packet processing, while another processor is dedicated to DPI processing. According to experimental results, the proposed scheme outperforms the existing schemes by 60%, mainly because of the reduction of cache miss and spin lock occurrences.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
J. H. Yang and S. J. Han, "Implementation and Performance Analysis of Efficient Packet Processing Method For DPI (Deep Packet Inspection) System using Dual-Processors," The KIPS Transactions:PartC, vol. 16, no. 4, pp. 417-422, 2009. DOI: 10.3745/KIPSTC.2009.16.4.417.

[ACM Style]
Joon Ho Yang and Seung Jae Han. 2009. Implementation and Performance Analysis of Efficient Packet Processing Method For DPI (Deep Packet Inspection) System using Dual-Processors. The KIPS Transactions:PartC, 16, 4, (2009), 417-422. DOI: 10.3745/KIPSTC.2009.16.4.417.