A Model-based Methodology for Application Specific Energy Efficient Data path Design Using FPGAs


The KIPS Transactions:PartA, Vol. 12, No. 5, pp. 451-460, Oct. 2005
10.3745/KIPSTA.2005.12.5.451,   PDF Download:

Abstract

We present a methodology to design energy-efficient data paths using FPGAs. Our methodology integrates domain specific modeling, coarse-grained performance evaluation, design space exploration, and low-level simulation to understand the tradeoffs between energy, latency, and area. The domain specific modeling technique defines a high-level model by identifying various components and parameters specific to a domain that affect the system-wide energy dissipation. A domain is a family of architectures and corresponding algorithms for a given application kernel. The high-level model also consists of functions for estimating energy, latency, and area that facilitate tradeoff analysis. Design space exploration(DSE) analyzes the design space defined by the domain and selects a set of designs. Low-level simulations are used for accurate performance estimation for the designs selected by the DSE and also for final design selection. We illustrate our methodology using a family of architectures and algorithms for matrix multiplication. The designs identified by our methodology demonstrate tradeoffs among energy, latency, and area. We compare our designs with a vendor specified matrix multiplication kernel to demonstrate the effectiveness of our methodology. To illustrate the effectiveness of our methodology, we used average power density(E/AT), energy//(area x latency), as themetric for comparison. For various problem sizes, designs obtained using our methodology are on average 25% superior with respect to the E/T performance metric, compared with the state-of-the-art designs by Xilinx. We also discuss the implementation of our methodology using the MILAN framework.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
J. W. Jang, M. S. Lee, S. I. Choi, "A Model-based Methodology for Application Specific Energy Efficient Data path Design Using FPGAs," The KIPS Transactions:PartA, vol. 12, no. 5, pp. 451-460, 2005. DOI: 10.3745/KIPSTA.2005.12.5.451.

[ACM Style]
Ju Wook Jang, Mi Sook Lee, and Seon Il Choi. 2005. A Model-based Methodology for Application Specific Energy Efficient Data path Design Using FPGAs. The KIPS Transactions:PartA, 12, 5, (2005), 451-460. DOI: 10.3745/KIPSTA.2005.12.5.451.