A Design and Implementation of a Timing Analysis Simulator for a Design Space Exploration on a Hybrid Embedded System


KIPS Transactions on Computer and Communication Systems, Vol. 9, No. 4, pp. 459-466, Apr. 2002
10.3745/KIPSTA.2002.9.4.459, Full Text:

Abstract

Modern embedded system employs a hybrid architecture which contains a general micro processor and reconfigurable devices such as FPGAs to retain flexibility and to meet timing constraints. It is a hard and important problem for embedded system designers to explore and find a right system configuration, which is known as design space exploration (DSE). With DSE, it is possible to predict a final system configuration during the design phase before physical implementation. In this paper, we implement a timing analysis simulator for a DSE on a hybrid embedded system. The simulator, integrating exiting timing analysis tools for hardware and software, is designed by extending Y-chart approach, which allows quantitative performance analysis by varying design parameters. This timing analysis simulator is expected to reduce design time and costs and be used as a core module of a DSE for a hybrid embedded system.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
S. Y. Ahn, J. H. Shim and J. A. Lee, "A Design and Implementation of a Timing Analysis Simulator for a Design Space Exploration on a Hybrid Embedded System," KIPS Journal A (2001 ~ 2012) , vol. 9, no. 4, pp. 459-466, 2002. DOI: 10.3745/KIPSTA.2002.9.4.459.

[ACM Style]
Seong Yong Ahn, Jea Hong Shim, and Jeong A Lee. 2002. A Design and Implementation of a Timing Analysis Simulator for a Design Space Exploration on a Hybrid Embedded System. KIPS Journal A (2001 ~ 2012) , 9, 4, (2002), 459-466. DOI: 10.3745/KIPSTA.2002.9.4.459.